Static timing analysis (STA) is used throughout chip design. It’s employed for the creation of basic constraints in synthesis, for block- and chip-level timing closure in physical implementation, and ...

Nanometer design will require new thinking in timing closure. Historically, design teams relied on static timing analysis, which depends on the abstracted behavior of individual gates to perform ...